WO 2004/065291

PCT/FR2003/003584

## Method for treating a structure to obtain an internal space and structure having an internal space

The present invention relates to the field of structures, particularly multilayer structures, having an internal space of nanoscale or microscale thickness and in general extending over an area larger than its thickness.

- In the field of microsystems, for example for producing 10 pressure sensors, it is particularly advantageous to produce a capacitive multilayer structure comprising a bulk silicon wafer and a membrane formed by a silicon film, the wafer and this membrane being separated by a layer of an insulator such as silicon oxide, in which 15 structure an internal space is produced between the silicon wafer and the membrane in such a way that an external pressure variation results in a variation in the deformation of the membrane in the zone of the perpendicular to this space, internal space, 20 causing a variation in the capacitance between the membrane and the wafer, the measurement of which allows the external pressure variation to be determined.
- 25 The technique currently used to produce such an internal space will be described below with reference to the appended figures 1 and 2.
- As may be seen in figure 1, it is known to produce a structure 1 comprising a silicon wafer or layer 2, for example with a thickness of approximately five hundred and fifty microns, and a silicon wafer or layer 3, for example with a thickness of approximately two microns, these being separated by a layer 4 of an insulator such as silicon oxide, for example with a thickness of approximately one micron.

A hole 5, generally with a diameter of approximately

five hundred nanometers, is produced in the thinner wafer 3 and the insulator 4 is etched through this hole by a liquid etchant 6 so as to remove this insulator in a zone surrounding the hole and to obtain an internal space 7. Next, as figure 2 shows, the hole 5 is closed off by forming a plug 8, it being possible for the internal space 7 thus created, before being closed off, to be filled with one or more gas phases or for a vacuum to be created therein.

10

The inventor considers that such a procedure has many disadvantages and difficulties.

The depth of penetration of the liquid etchant between the two wafers, in order to etch the insulation layer, and the removal of the reaction products depend on the cross section of the bore produced and on the distance between the wafers, which determines the thickness of the internal space. The periphery of the internal space created has an outline whose length and geometry are difficult to control.

To be able to close up the hole 5 without the filling material 8 penetrating the internal space 7, this hole 5 must have a small diameter. Furthermore, in order for it to be technically possible to produce this hole, the thickness of the wafer 3 must be small. Under these conditions, the wafer 3 can deform and it is difficult to obtain an internal space of uniform thickness.

30

35

25

Consequently, it is difficult, or even impossible, to find a technical compromise that makes it possible to obtain an internal space of nanoscale or microscale thickness, that is to say a thickness that may lie between a fraction of a nanometer and a few microns, which internal space has a relatively large area and a periphery of defined outline, to use wafers one of which has a small thickness, and to avoid such a wafer

deforming under the effect of the surface tension exerted by the liquid etchant.

One method of creating an internal space between two electrodes by removal of material from an intermediate layer has also been described in document WO-A-99/13562.

The inventor has demonstrated that multilayer structures with internal spaces of nanoscale or microscale thickness may be of great benefit in many other fields of application.

In particular, it would be advantageous to be able to produce nanoscale spaces of approximately uniform thickness, under vacuum, between the two electrodes of a system that involves electron field emission in such a space, particularly through a tunnel effect, so as to obtain the intense electric fields needed to produce these emission effects, while still using relatively low electrical voltages. It would also prove to be particularly beneficial to be able to produce internal spaces of large area in multilayer structures so as to obtain diodes of high capacity in terms of current.

25 Such structures would find applications in particular

in the field of thermal systems using the Peltier effect, particularly in refrigeration systems as described in the journal Applied Physics Letters. Volume 78, pages 2572-2574 of April 23, 2001.

The object of the present invention is to produce structures, particularly multilayer structures, having internal spaces of nanoscale or microscale thickness, without being constrained by the aforementioned difficulties and drawbacks.

The subject of the present invention is firstly a method of treating a structure which consists: in

30

35

15

20

25

30

main part and a secondary part, which have a mutual contact interface, and means formed from at least one region to be treated, which can vary in thickness approximately perpendicular to this interface due to the effect of a treatment of the material forming said region; and in applying this treatment to said region to be treated of said initial structure so as to produce a final structure such that the variation in thickness of said region causes the formation of an internal space extending between said parts over at least one zone of said interface and approximately parallel to this interface or on the inside of at least one of said parts, some distance from and approximately parallel to said interface.

According to the invention, said means formed from at least one region to be treated are preferably integrated into said main part and/or into said secondary part.

The subject of the present invention is also a method for treating a structure which consists: in producing an initial structure comprising at least a main part and a secondary part, which have a mutual contact interface, and at least one of which parts has at least one region to be treated, said region being adjacent or close to said interface and able to be reduced in thickness approximately perpendicular to this interface due to the effect of a treatment; and in applying this treatment to said region to be treated of said initial structure so as to produce a final structure such that the reduction in thickness of said region causes the formation of an internal space extending between said parts over at least one zone located in said interface and approximately parallel to this interface or on the inside of at least one of said parts, some distance from and approximately parallel to said interface.

15

30

According to the present invention, the method may advantageously consist in producing an initial structure comprising at least one complementary part having opposed faces that bear on said main and secondary parts, respectively, approximately parallel to said interface, said region to be treated lying in the vicinity of this complementary part and said treatment producing a reduction in the thickness of this region to be treated.

According to the present invention, said complementary part may advantageously comprise at least two spaced-apart portions, said region to be treated lying between these two portions and said treatment producing a reduction in the thickness of this region to be treated.

According to the present invention, said region to be treated preferably results from an amorphizing ion implantation into at least one of said parts, causing the constituent material to swell, and said treatment consists in recrystallizing, preferably by epitaxial regrowth, at least part of the amorphized region so as to produce a reduction in its thickness.

According to the present invention, one of said faces of said complementary part preferably lies in the plane of said interface.

According to the present invention, said complementary part preferably comprises at least one pad or wall.

The subject of the present invention is also a method which consists: in producing an initial structure comprising at least a main part and a secondary part, which have a mutual contact interface, and at least one complementary part having opposed faces that bear on

15

35

said main and secondary parts, respectively, approximately parallel said to interface, comprising at least one region to be treated that is of increasing in thickness approximately perpendicular to said interface due to the effect of a treatment; and in applying this treatment to said region to be treated of said initial structure so as to produce a final structure such that the increase in thickness of said region of said complementary part causes a displacement of said main and secondary parts relative to each other, at least in the vicinity of said complementary part, and causes the formation of an extending said space between secondary parts over at least one zone of said interface and approximately parallel to this interface or on the inside of at least one of said parts, some distance from and approximately parallel said interface.

20 According to the present invention, said complementary part preferably comprises at least two spaced-apart portions comprising at least one respective region to be treated that is capable of increasing in thickness approximately perpendicular to said interface due to 25 the effect of a treatment, and the application of this treatment these regions preferably to displacement of said main and secondary parts relative to each other, at least in the vicinity of portions, and causes the formation of an internal space 30 extending over at least one zone of said interface, at least between said spaced-apart portions, approximately parallel to this interface or on the inside of at least one of said parts, some distance from and approximately parallel to said interface.

According to the present invention, one of said faces of said complementary part preferably lies in the plane of said interface.

4

According to the present invention, said complementary part preferably comprises at least one pad or wall.

- According to the present invention, said treatment may advantageously consist in producing gas bubbles in said region to be treated, so as to cause said increase in thickness of said complementary part.
- According to the present invention, said main and secondary parts preferably comprise superposed layers with a flat interface, at least in the zone of said space to be formed, at least one of which layers comprises a semiconductor material.

15

According to the present invention, said region to be treated preferably contains at least one material capable of undergoing a heat treatment that causes its thickness to vary.

20

According to the present invention, at least one of said parts may advantageously include a weakened zone in which said internal space forms.

25 According to a variant of the present invention, said weakened zone may be obtained by ion implantation.

According to the present invention, the adhesion of said layers to one another is preferably greater than the strength of said weakened zone.

Another subject of the present invention is a structure which comprises at least two superposed layers, at least one of which comprises a semiconductor material.

35

30

According to the invention, said structure has an internal space that extends between said layers over at least one zone of their interface and approximately

parallel to this interface or that extends on the inside of at least one of said layers over at least one zone lying some distance from and approximately parallel to said interface.

5

10

15

20

25

Said structure furthermore includes means constituting an integrated region having been varied in thickness approximately perpendicular to said interface due to the effect of a treatment of the constituent material in order to cause the formation of said internal space by displacement of the surface of at least one of said layers in said zone of said space or by rupture of the aforementioned layer in its aforementioned zone lying some distance from and approximately parallel to said interface.

According to the present invention, said integrated region is preferably located in at least one of said layers and extends parallel to said space, this integrated region having decreased in thickness.

According to the present invention, said structure may advantageously comprise at least one complementary part having opposed faces that bear on one of said layers and on the other, respectively, approximately parallel to said interface, said space lying in the vicinity of this complementary part.

According to the present invention, said complementary 30 part preferably comprises at least two spaced-apart portions, said space extending between these two portions.

According to the present invention, said structure may advantageously comprise at least one complementary part having opposed faces that bear on one of said layers and on the other, respectively, approximately parallel to said interface, and said integrated region is

preferably located in this complementary part, this integrated region having increased in thickness and said space lying in the vicinity of this complementary part.

5

10

15

According to the present invention, said complementary part may advantageously comprise at least two spaced-apart portions, said space extending between these two portions and said integrated region is located in these portions.

According to the present invention, said structure may comprise at least one surface layer adjacent to or located in said interface, in particular a layer of carbon nanotubes.

According to the present invention, said zone lying some distance from and approximately parallel to said interface is preferably weakened.

20

35

According to the present invention, said complementary part preferably comprises at least one pad or wall.

The present invention will be more clearly understood upon examining structures with an internal space and embodiments of these structures, described by way of non-limiting examples and illustrated by the drawing in which:

- figure 1 shows a cross section of the known 30 structure described above, during one fabrication step;
  - figure 2 shows a cross section of the known structure of figure 1, after fabrication;
  - figure 3 shows a cross section of a first structure according to the invention at a first fabrication step;
  - figure 4 shows a top view of the structure of figure 3;
    - figure 4a shows a top view of a variant of the

structure according to the invention;

- figure 4b shows a top view of another variant of the structure according to the invention;
- figure 5 shows a cross section of said first structure according to the invention at a second fabrication step;
  - figure 6 shows a cross section of said first structure according to the invention at a third fabrication step;
- figure 7 shows a cross section of said first structure according to the invention at a final fabrication step;
  - figure 8 shows a cross section of a second structure according to the invention at a first fabrication step;
  - figure 9 shows a cross section of said second structure according to the invention at a second fabrication step;
- figure 10 shows a cross section of said second
   structure according to the invention at a second fabrication step;
  - figure 11 shows a cross section of said second structure according to the invention at a final fabrication step;
- figure 12 shows a third structure according to the invention, at one fabrication step;
  - figure 13 shows a cross section of said third structure according to the invention at a following fabrication step; and
- 30 figure 14 shows a cross section of said third structure according to the invention at a final fabrication step.

A description will now be given, with reference to figures 3 to 6, of the steps for obtaining an initial structure 11, making it possible, after a treatment, to obtain a final structure 12 shown in figure 7.

Figure 3 shows a single-crystal silicon wafer 13 on the front face 14 of which a local oxide layer 15 has been produced, by known microelectronic techniques, so as to form a multiplicity of separate oxide pads 16 distributed over the front face 14, it being possible for this oxide layer 15 to be produced by oxidation of the silicon, in an oxidizing atmosphere in a furnace, or by deposition using any known process especially of the CVD or PECVD type. Thus, the front face 14 of the wafer 13 has an oxidation-free zone 17 in which the oxidized pads 16 are implanted.

To give an example, the depth of the oxidized layer 15 constituting the pads 16, relative to the face 14 of the wafer 13, may be about two hundred nanometers.

In the embodiment shown in figures 3 and 4, the front faces of the pads 16 represent square areas, for example with sides of three microns, distributed with a pitch of ten microns.

In the embodiments shown in figures 4a and 4b, the oxidized pads 16 have been replaced with continuous oxidized walls 18 constituting a grid that defines distributed separate unoxidized zones 19. In figure 4a, the zones 19 have a square perimeter and in figure 4b, the zones 19 have a hexagonal perimeter.

Figure 5 shows that next an amorphizing ion implantation operation is performed, by any well-known means, on the front face 14 of the wafer 13 so as to create an amorphized surface region or layer 20 in the zone 17 not covered by the pads 16, or alternatively in the zones 19 not covered by the walls 18.

35

10

15

20

25

In a variant, at least the zone 17, or alternatively the zones 19, of the wafer 13 could be covered with a layer of another material, for example a layer of

carbon nanotubes, through which layer the aforementioned ion implantation would take place.

It is known that silicon amorphization causes, in general, the material to swell and therefore the area thus treated to be increased, which swelling may be up to a few percent of the amorphized thickness.

In the article published in the journal Physics
10 Research B 148, 1999, pages 573-577, the authors show
that the swelling of amorphized SiC may lead to an
increase in the treated area by possibly up to 10% of
the thickness of the amorphized layer.

- As an example, it may be chosen to implant silicon ions in the zone 17, or alternatively the zones 19, of the wafer 13, with an energy of 120 keV, a temperature of about 0°C and a dose of around 2 × 10<sup>15</sup> to 6 × 10<sup>15</sup> per square centimeter. Under these conditions, it is possible to obtain an amorphized surface layer 20 on the zone 17 not covered with oxide, or alternately the zones 19, the thickness e of which is about 200 nanometers.
- Thus, in the above example, the increase in area of the amorphized zone 6, or alternatively the zones 8, may be between about five nanometers and twenty nanometers, depending on the implanted dose.
- 30 Figure 6 shows that next a thick rigid layer 21 is deposited on the front face 14 of the wafer 13, this layer having a rear face 22 that matches the shape of the front face 14 of this wafer. Thus, the pads 16, or alternatively the walls 19, have opposed faces 16a and 16b parallel to the interface 17-22 and bearing on the wafer 13 and the thick layer 21.

Preferably, conditions are chosen so as to create this

layer 21 in such a way that, on the one hand, the zone 23 of its face 22 is poorly adherent to the unoxidized zone 17 of the wafer 13, or alternatively the zones 19, and in such a way that its zones 24 are adherent to at least one part of the front faces of the oxidized pads 16, or alternatively the walls 18.

In one example, the layer 21 may be formed by a first layer of tungsten about 100 nanometers in thickness deposited by cathode sputtering, followed by a second layer obtained by thick copper electroplating, with a thickness of about one hundred microns.

Furthermore, it is possible to carry out a heat treatment in order to densify the layer 21 so as to make it more compact and more rigid. Such a treatment may be carried out at a temperature of 350°C for thirty minutes.

20 After this, the initial multilayer structure 11 is obtained.

In the example chosen above, a heat treatment of the initial structure 1 is then carried out within a temperature range lying between for example 550°C and 850°C, preferably between 600°C and 650°C, by placing the initial structure 11 in, for example, a furnace thus regulated for a few minutes or tens of minutes.

Thanks to this heat treatment, recrystallization of the previously amorphized surface region or layer 20 takes place by epitaxial regrowth. The initially amorphized layer is then converted into a crystalline layer of higher density, this crystallization causing a reduction in the thickness of the region or layer 20.

Since the wafer 13 and the attached layer 21 are held together, perpendicular to their interface 14-22, in

15

the zone of the pads 16, or alternatively the walls 18, the reduction in the thickness of the surface region or layer 20 causes a displacement of the zone 17 of the front face 14 of the wafer 13, or alternatively the zones 19, in the direction away from the corresponding zone 23 of the thick layer 21 with which it was previously in contact. This displacement constitutes a retraction of the zone 17 of the wafer 13 perpendicular to the interface between this zone 17 and the zone 23 of the thick layer 21.

The above displacement or retraction causes the formation of an internal interface space 25 that extends over the zone 17 of the wafer and around the pad 16, or alternatively over the zones 18 and between the walls 19, the thickness of which lies parallel to the interface and corresponds approximately to the magnitude of the retraction.

20 Under the aforementioned conditions, the thickness of the internal space 25 obtained may be around five to twenty nanometers.

The steps for obtaining an initial structure 101 will now be described with reference to figures 8 to 10, making it possible, after a treatment, to obtain a final structure 102 shown in figure 11.

Figure 8 shows a single-crystal silicon wafer 103 in the front face 104 of which have been produced, for 30 example by known etching techniques microelectronics, cavities or wells 105. These cavities may be uniformly distributed wells, with sides of three microns distributed with a pitch of ten microns, or 35 continuous trenches, three microns in width, possibly intersecting so as to form a grid with a pitch of ten microns. In one embodiment, these cavities 105 may have a depth of between five hundred and two thousand nanometers.

5

10

15

20

As figure 9 shows, the cavities 105 are then filled with a material capable of swelling during a subsequent treatment.

For example, the surface 104 is coated with a layer of an oxide such as a phosphosilicate glass (PSG) highly doped with phosphorus, for example to about twelve percent, for example using a PECVD-type method, such a deposition filling the cavities 105. Next, a chemical-mechanical polishing treatment is applied so as to remove the oxide layer on the surface 104 of the wafer 103 to the outside of the cavities 105 and to planarize this surface and the outer surface of the material filling the cavities 105.

What is thus obtained in the cavities 105 are pads or walls 106, corresponding superficially to the pads 16 or walls 18 of the previous example and having a rear face 106a bonded to the bottom of the cavities 105.

Next, as shown in figure 10, the surface 104 and the pads or walls 106 are covered with a thick rigid layer 107, this layer 107 having a rear face 108 bonded to the surface 104 of the wafer 103 and to the front face 106b of the pads 106. This layer 107 may be of the same composition as the thick layer 21 of the previous example.

30

35

Thus, the pads or walls 106 have opposed faces 106a and 106b that bear on the wafer 103 and on the thick layer 107 respectively, these opposed faces lying approximately parallel to the interface formed by their bonded faces 104 and 108.

Preferably, this thick layer 107 is poorly adherent to the surface 104 of the wafer 103 and more strongly adherent to the outer surface of the pads or walls 106.

The initial multilayer structure 101 is therefore obtained.

5

Next, depending on the materials indicated above by way of example, this initial structure 101 is placed in a furnace set at a temperature of about 850 to  $950^{\circ}\text{C}$  so as to apply a heat treatment to it.

10

Optionally, to prevent any deformation due to the atmospheric pressure, the heat treatments may be carried out in a vacuum or at low pressure.

Such a treatment acts on the constituent material of the pads or walls 106 and, in the example described, causes the formation of gas microbubbles in this material, thereby causing these pads or walls 106 to swell.

20

This swelling principally causes the thickness of the pads or walls 106 to increase perpendicular to the interface 104-108 between the wafer 103 and the thick layer 107.

25

This increase in thickness of the pads or walls 106, which bear on the wafer 103 and on the thick layer 107 via their opposed faces 106a and 106b respectively, generate forces that are approximately perpendicular to the interface 104-108 and produce a displacement of the wafer 103 and of the thick layer 107, relative to each other, perpendicular to the interface 104-108, after debonding of their faces 104 and 107 in their zones lying between the pads or walls 106.

35

30

This displacement results in the creation of an internal space 109 between the front face 104 of the wafer 103 and the rear face 108 of the thick layer 107,

which are separated from each other, over the zone or the zones lying between the pads or walls 106, the thickness of which is approximately parallel to this interface.

5

35

The final structure 102 shown in figure 11 is therefore obtained.

In the abovementioned embodiment, the thickness of the internal space 109 could be between ten and forty nanometers.

The steps for obtaining an initial structure 201 will now be described with reference to figures 12 and 13, 15 making it possible, after a treatment, to obtain a final structure 202 shown in figure 14.

Figure 12 shows, like at the step of the previous example described with reference to figure 9, a single-crystal silicon wafer 203 having a front face 204 in which pads or walls 206 are made from a material capable of swelling during a subsequent treatment.

In this variant, a zone 203a located depthwise in the wafer 203 and lying approximately parallel to the surface 204, is then weakened between the pads or walls 206. For example, this weakened zone may be obtained by implantation of hydrogen ions by any known technique, optionally followed by a heat treatment, and may be located at a distance from the surface 204 of between a few hundred nanometers and a few microns.

Figure 13 shows that next, like in the step of the previous example described with reference to figure 10, a thick rigid layer 207 is deposited so as to cover the surface 104 and the pads or walls 106. Preferably, the adhesion of the layer 207 to the wafer 203, at their interface 208, is greater than the strength of the

weakened zone 203a.

The initial structure 201 is therefore obtained.

Next, as in the step of the example described above with reference to figure 11, a treatment of the pads or walls 206 is carried out so as to make them swell.

This swelling generates forces that are approximately 10 perpendicular to the interface 208 and cause the wafer 203 to rupture in the weakened zone 203. This rupture causes the appearance of an internal space 209 in this zone 203a, between the surface layer 203b of the wafer 203 that remains bonded to the thick layer 207 in the 15 interface 209 and the remainder of this wafer 203, are displaced relative to which each other perpendicular to the interface 208.

Owing to the arrangement of the weakened zone mentioned above by way of example, this internal space 209 lies approximately parallel to the interface 204 and, under the same conditions, its thickness corresponds approximately to that obtained in the example described above with reference to figure 11.

25

The final structure 202 shown in figure 14 is therefore obtained.

The final structures 12, 102 and 202 that have just 30 been described may be applied, without the examples limiting, the below being in field of MEMS (microelectromechanical systems), in order to produce pressure sensors, microphones and vibrators and in that of field-emission structures, in order to produce 35 diodes, thermodynamic generators and refrigerating devices.

The present invention is not limited to the examples

described above. In particular, the methods proposed for creating an internal space could be combined. The internal space created could extend over a limited and predetermined zone of the interface, in the latter or some distance away, and, in particular under these conditions the pads 16 of the first example described could be omitted. The proposed structures could be formed by wafers or layers or pads or walls made of materials other than those given by way of example, and they could include other layers made of other materials and optionally of intermediate layers.

Many other variants are possible without departing from the scope defined by the appended claims.